Hambid for Ham radio, scanners, DAB, Shortwave & CB radios

sales@radioworld.co.ukResponse in 24 hours
Trustpilot
01922 414 796

Monday - Friday: 9:00am - 5:00pm

Saturday: 9:30am - 4:00pm

My basket: £0.00
0
Wishlist
RF Space Software Defined Radio
RF Space SDR-IP - digital radio
RF Space SDR-IP - digital radio
RF Space Software Defined Radio
RF Space SDR-IP - digital radio
£2,899.94 (£2,416.62 exc. VAT)
Download a PDF document for RF Space SDR-IP - digital radio
Fast UK
delivery
Worldwide
delivery
Add to wishlist
Product code:SDR-IP
Brand:RF Space Software Defined Radio

The high performance SDR-IP is an internet protocol (TCP/IP) software defined receiver. It offers the ultimate versatility for scientific research, radio astronomy, shortwave listening and amateur radio. The SDR-IP uses a high performance 80 MHz, 16 bit ADC with both dithering and randomization for best performance. The output I/Q bandwidth is configurable via software. PC communications are handled over a 100 base-T port using 24 or 16 bit I/Q words.

The SDR-IP is a complete plug and play solution. As opposed to other SDRs in the market, there is no need for additional pre-amplifiers, pre-selectors or code development. The unit ships with a copy of SpectraVue software that will have you up and running in minutes. For those interested in writing their own applications, RFSPACE supplies a fully documented API for communicating with the hardware. There is no need to calculate the down converter DSP parameters.

The SDR-IP just needs the center frequency, attenuator and pre-selector filter settings, output sample rate and mode to begin streaming data. Other solutions require complicated USB interfacing that is platform specific. The SDR-IP utilizes straight TCP/IP and ethernet for all communications. This offers the highest possible performance due to the highly optimized ethernet drivers on PC, Mac and Linux systems.

The SDR-IP packets are fully routable. This means that the receiver can be placed at remote locations. Multiple receivers can also be combined and it’s data transported over a higher data rate ethernet pipe using simple switches. In this application, each SDR-IP can be set to a different IP address or port. Multiple receivers using this architecture offer the greatest performance and versatility.

The digital down converter used in the SDR-IP is very high performance. The digital filters offer over 120dB of image rejection in a 90% of Fs bandwidth and less than 0.1 dB of passband ripple. This gives a very efficient 1.8 MHz usable BW for a 2.0 MHz output sample rate. The high performance receive modes use 28-32 bit precision and are rounded to 24 bits before being sent to the PC. The Digital Down Converter (DDC) does not require loading of any coefficients. The filter is automatically configured by specifying the decimation rate. This makes it extremely easy to control and program the SDR-IP.

The analog front end uses a high dynamic range preamp with a bank of 10 preselector filters and 2 switchable attenuators. RF switching uses relays for better IMD.

The SDR-IP can be configured with a ultra low phase noise encode clock option 01. This oscillator can be locked to a 10 MHz reference. A trigger option allows the synchronization of multiple SDR-IP receivers to trigger signals or 1PPS pulses from GPS to within 12.5 ns. This allows many SDR-IP receivers to be used in auroral research, ionospheric studies, pulsar astronomy and other applications.

When not externally locked, the optional REFLOCK oscillator has a stability of +/- 1 ppm over temperature. The phase noise at 10 KHz offset is better than -170 dBc/Hz typical.

The SDR-IP IF output is driven by a 200 MHz, 14bit DAC. This IF output can be configured to output a coherent CW carrier at the DDC center frequency, a copy of the ADC spectrum or a noise pedestal.

SDR-IP is built for upgradeability. Future PC interfaces or more powerful FPGAs can be accommodated by just replacing the digital interface board. There is also room inside for a plug-in frequency downconverter.

The SDR-IP is housed in a solid aluminum, shielded extruded enclosure. The SDR-IP will be FCC and CE certified.

Frequency Range: 0.01 - 34 MHz *
Digital Down Converter: Xilinx FPGA
PC Interface: Ethernet 100 base-T (UDP/TCP/IP)
Filters: 120+ dB 90% Alias Free BW
Decimation Rate: Variable 40-2560 (in 10 increment)
Output Sample Rate: 32 KHz to 2.0 MHz @ 24b IQ
DDC Flatness: <0.1 dB
Dynamic Range: 105+ dB
MDS: -132dBm in 500 Hz BW
Analog to Digital Converter: 16bit w/ Dither
Digital to Analog Converter: 14bit @ 200 MHz
Preselection: 10 Filters
Attenuators: 0, -10dB, -20dB, -30dB
Sample Rate: 80.000 MHz
Memory: 65536 x 16 bit samples (256K x 16 option)
External Radio Control: Built-in RS-232 port
Dimensions: 210 x 70 x 180 mm
Display: 16 x 2 Character LED LCD
Power: 5 Volts DC @ 1.5 Amp **
Connections: 4 x BNC (RF In, Ext Ref, Trigger, IF Out) , RS-232, Pulse Out, Ethernet, Power.

Ethernet Bandwidth Requirements: 2.00 MHz Output Sample Rate = 64Mb/s *16bit, 1.33 MHz Output Sample Rate = 64Mb/s, 0.50 MHz Output Sample Rate = 24Mb/s, 0.10 MHz Output Sample Rate = 4.8Mb/s
Expansion: Internal Downconverter, Internal 10 MHz Phase/Frequency Lock.

Reviews